


001_Block Diagram
002_System Setting
003_CPU_DMI,PEG,eDP,DDI
004_CPU_DDR4
005_CPU_GND
006_CPU_CFG,RSVD
007_
008_CPU_PWR(1)
009_CPU_PWR(2)
010_CPU_POWER_CAP
011_TBT_Alpine-Ridge
012_TBT_TP8659823Type C
013_TBT_PWR
014_DIM_DDR4 SO-DIMM A(0)
015_DIM_DDR4 SO-DIMM B(0)
016_DIM_DDR4 SO-DIMM A(1)
017_DIM_DDR4 SO-DIMM B(1)
018_DIM_CA/DQ Voltage
020_PCH_HDA,SMB,SEQ,RTC,JTAG
021_PCH_PCIE,SATA,USB2,MISC
022_PCH_CLK,LPC,USB3
023_PCH_LVDS,eDP,DP
024_PCH_SPI,CNVY
025_PCH_GPIO
026_PCH_POWER,GND(1)
027_PCH_POWER,GND(2)
028_PCH_SPI ROM,OTH
029_TEST_POINT
030_KBC_JT8225
031_KBC_KB & TP
032_RST_Reset Circuit
033_LAN_RTL8111H-CG
034_LAN_RJ45_CON
036_MacroS_N_KEY_JTE8291
036_AUD_ALC295
037_AUD_EXT Jack
039_AUD_INT SPK
040_NGFF_SSD_PCIE_CON
041_NGFF_SSD_PCIE_CON_3
042_CR_GL3215
043_
044_BUQ_LPC
045_eDP_CON & Tobii IS4_CON
046_
047_Display Port
048_HDMI
049_
050_FAN_Thermal Sensor & Fan
051_HDD
052_USB3.0 Port
053_NGFF_WLAN & BT & XBOX
055_USB3.0 Port
056_LED & Switch
057_DSO_Discharge
058_Power Protect
059_EMI
060_DC & BAT IN
063_>>>Power Button_IO_BD
064_>>>LED_IO_BD
065_ME_W2B conn. & NUT
066_
067_
068_
069_
070_GPU_PCIE I/F
071_GPU_POWER
072_GPU_FRAME BUFFER
073_VRAM-CHANNEL A
074_VRAM-CHANNEL B
075_VRAM-CHANNEL C
076_VRAM-CHANNEL D
077_VRAM_CAP

080_PW_COFFEE LAKE (1)
081_PW_COFFEE LAKE (2)
082_PW_VCCIO
083_PW_V1.0VSUS
084_PW_V1.0VSUS
086_PW_V1.2V/VTT/V2.5V
087_PW_V3VADSW/V2.5V
088_PW_LOAD SWITCH
089_PW_CHARGER
090_PW_PROTECTION
091_PW_VNVD0 (1)
092_PW_VNVD0 (2)
093_PW_VNVD05
094_PW_VFBVDDQ
096_PW_V12VS_FAN
097_PW_PEX_VDD
098_PW_IPC

100_Power On Timing-AC mode
101_Power On Timing-DC mode

GA401IV/IU AMD+NVIDIA Block Diagram



1

10

[illegible]


Figure 14-1. High Speed I/O (HSIO) Lane Multiplexing in PCH-H




PCIE/WLAN/LAN/SSD

RX Side

TX Side




www.teknisi-indonesia.com



On board 只接一根 (Follow FPS MPDG & GX502)

Follow FPS MPDG no connect and pull-H @20181005B

@20190617G



EVENT# 對接 pull-H +1.2V (Follow FX505 & 公版)
RESET# 只對接 (Follow FX505 & 公版)





Table 2. DDR4 Signal Descriptions (continued)


Signal Group	Processor Signal Name	Description	Processor Pin Type
Command	MA_WE_L_ADD[14]	Multi-function Command/Address: Write Enable or Address 14, depending on the state of the Activation command signal.	Output
	MA_CKE[1:0]	Clock Enable	Output
	MA_ODT[1:0]	DRAM On-Die Termination	Output
	MA_CS_L[1:0]	Chip Select	Output
	MA_EVENT_L	Memory Thermal Event	Input
Miscellaneous	MA_RESET_L	Memory Reset	Output
	MA_ALERT_L	Multi-function: CRC error flag and Command and Address parity error.	Input/Output
	MA_PAROUT	Command and Address Parity Output: DDR4 Supports Even Parity check in DRAMs with MR setting.	Output

M_DDR4	EnableDDR4	Strap II	platform dependent	0	Disable DDR4 (need to have LPDDR4x enabled) (Q1 (± 5%) pull-down resistor or direct connect to VSS)
				1	Enable DDR4 memory controller (Q1 (± 5%) pull-up resistor or direct connect to VDDIO_MEM_S3)
M_LPDDR4	EnableLPDDR4	Strap II	platform dependent	0	Disable LPDDR4x (need to have DDR4 enabled) (Q2 (± 5%) pull-down resistor or direct connect to VSS)
				1	Enable LPDDR4x memory controller (Q2 (± 5%) pull-up resistor or direct connect to VDDIO_MEM_S3)




Note: • Either M_DDR4 strap or M_LPDDR4 strap must be pulled-up (one or the other - NEVER both) to select either DDR4 mode or LPDDR4 mode.

CPU_GND





Add R0741 @20190904A following VC



DDR4 Memory Down pool				
	Samsung (1024*8)	Samsung (2048*8)	Micron (1024*8)	Micron (2048x8)
	33012-00041000 P0 Samsung / R4A0258MC -BCME	33012-00040100 P0 Samsung/ R4A0258MA -BCME	93012-00039000 H0 Micron / MT40A1G284 3200 MT40A1G284-026E-0	93012-00040300 H0 Micron / MT40A1G284 3200 MT40A1G284A-026E-0
DIMM_SEL0	L	L	L	L
DIMM_SEL1	L	H	H	L

@20190624A

CLKREQ6_GPU# --> CLKREQ0_GPU#

CLKREQ0_SSD1# --> CLKREQ4_SSD1#

CLKREQ3_SSD2# --> CLKREQ5_SSD2#

CLKREQ1_WLAN# --> CLKREQ6_WLAN#

PCIE CLK P/N
後端記得預留 0 ohm

GPU

LAN



SSD1

SSD2

WLAN

DGPU CLKReq#

For Optimus

CLKREQ6_GPU# --> CLKREQ0_GPU#
@20190624A

** Check Crystal RVL

Add T0803
@20190910A

LPC

** No Pull high differ with INTEL?
** LPC Power Domain ?

** Check with EC for GPIO status?

** Pull High differ with Spec. (No Mention)

** AGP1068 No use

Add R0823 to +1.8VS (AMD comment)
R0815 --> unmount
@20190827A


** Connect to P53 @070519B

DGPU Power EN pin


DGPU Power EN pin

Add T0801 & T0802 for UART debug
@20190909A

design guide pull high




WLAN_SUS_CLK Update




Variant Name

CPU_Power




CPU_CAP




*** POWER




*** SINGAL




** USB 3.0 Gen2 to Re-Driver




** USB 2.0 to APU




**** USB3.0 ESD-Protection**




** USB2.0 ESD-Protection




TYPE-C Connector




** TI PD Controller



SN1507044RVCR Type C Port	CC1	CC2	SN1507044RVCR Response						
			OUT	VCONN On CC1 or CC2	/POL	/UFP	/AUDIO	/DEBUG	
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z	
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z	
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z	
Powered Cable/UFP Connected	Ra	Ra	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z	
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW	
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z	

		Title : DDR4_TERMINATION	
ASUSTeK COMPUTER INC.		Engineer: EE	
Size	Project Name		Rev
C	GA401		1.0
Date:	Tuesday, February 11, 2020	Sheet	13 of 104

		Title : DDR4_ON-BOARD_A1	
ASUSTeK COMPUTER INC.		Engineer: EE	
Size B	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 15 of 104	

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

17

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

R1.0

Date:

Tuesday, February 11, 2020

Sheet

19

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:


Tuesday, February 11, 2020

Sheet

20


of

104





AMD Design check

AGPIO13. If unused, enable internal pull down by software.



Add @20190902A



<Variant Name>

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

22

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

23

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

24

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

25

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

26

of

104

<Variant Name>

Title

<Title>

Size

B

Document Number

GA401

Rev

<RevCode>

Date:





Tuesday, February 11, 2020

Sheet



27

of

104



SPI ROM



NKEY_預留0 OHM對接

APU_PU +3VS

EC_PU +3VA

APU I2C3_PU +3VSUS

DDR4 SO-DIMM_對接

EC (SMB3)

Type-C PD

Slave charger

EC (SMB1)

Isolation

+3VS

EC (SMB3)
M B SMB DAT

Isolation

+3VSUS
SMB3 CLK AMP

or

VRAM sensor

CPU sensor

HDMI 預留

Audio AMP

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

29


of

104

Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

6.6.2 Power button behavior

<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>
UX362FA R1.3 board will verify this circuit 7/E



teknisi indonesia

Change @20181023F


Remove R3215 @071519A

Press PWR_SW# 15s, then reset EC


** Remove R3217

Press PWR_SW# 20s clear RTC for ASUS CSC request


<Variant Name>

		Project Name	GA401	Rev	R1.0
Title : LAN RTL8111GUX-CG					
Size	Dept.: ASUSTeK COMPUTER INC. Engineer: EE				
B					
Date: Tuesday, February 11, 2020	Sheet		33	of	104





Main Board

		Project Name		Rev	
		GA401		1.0	
Title : LAN_RJ45_CON					
Size	Dept.:		Engineer:		
B	ASUSTeK COMPUTER		NB1 RD2 EE1		
Date: Tuesday, February 11, 2020			Sheet	34	of 104


*** POWER




*** SINGAL




**** Headset and Line**




**** Jack and MIC**



**** TVS**




**** A_GND / GND**




**** TVS**

HP & MIC Connector

HP ESD Protect



EXTERNAL MICROPHONE



[illegible]

Figure 10 shows a USB to UART bridge circuit. On the left, a USB connector is shown with pins labeled [21] USB+ (red), [22] USB- (black), and [23] GND (green). These are connected to a USB-to-UART bridge IC. The IC has pins labeled C3845 (1), C3846 (2), C3847 (3), C3848 (4), and C3849 (5). Pin 1 is connected to a 3.3V supply. Pin 2 is connected to ground. Pin 3 is connected to the TXD pin of a UART module. Pin 4 is connected to the RXD pin of a UART module. Pin 5 is connected to a 10k pull-up resistor to the 3.3V supply. The UART module has pins labeled TXD (blue), RXD (red), and GND (green). The TXD pin is connected to the TXD pin of the bridge IC. The RXD pin is connected to the RXD pin of the bridge IC. The GND pin is connected to ground. The bridge IC is labeled with a part number 68113-0004X000 and a manufacturer code PFC80001. The TXD pin is connected to the TXD pin of the UART module. The RXD pin is connected to the RXD pin of the UART module. The control pin is connected to a 10k pull-up resistor to VCC. The VCC pin is connected to a 3.3V supply. The GND pin is connected to ground.

Close to Connector side

USB1_T0P_C

USB1_T0N_C

USB1_R0P_C

USB1_R0N_C

USB1_DN

USB1_DP

USB1_DP

USB1_DN

USB1_DP_A1

USB1_DN_A1

USB Port0


USB Port1

ESD PROTECTION

1st Source: P/N:07024-01360000 ESD PROTECTION AZ5865-01B

```


[0701]
02020,02023,02024,02026
02026,02037,02028,02029
02032
SRC Change (Pwr USB3.1 Sw2)
  
```




	USB1		USB2		USB0	
	USB1_C1	USB1_C2	USB2_C1	USB2_C2	USB0_C1	USB0_C2
PULL HIGH	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout
OPEN MEDIUM						
PULL LOW	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout

DNI: unmout
Ni: mout


CPU 到 USB-redriver 長度: 11 Inch -> 建議先使用Medium (若是 fail 再改Low)
Vendor layout 建議: 每一段等長要5mm 以內, 建議穿層僅能換2次;






*** POWER



*** SINGAL



** PWR DISTRIBUTION





Project Name

GA401

Rev

1.0

Title : **NGFF_SSD_PCIE_CON**

Size

Custom

Dept.: **ASUSTeK COMPUTER**

Engineer: **NB1 RD2 EE1**


Date: **Tuesday, February 11, 2020**

Sheet 40 of 104

<KEY-M NGFF_SSD_PCH>


Follow GX502_1002_2330

1nd NGFF PCIE x2




Chen Design

<Variant Name>

		Title : XDD_HDD & ODD CON	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 42 of 104	

HDMI Switch

2017/11/10



Flash BIOS

12018-00390900
FPC_CON_15F



1.0


Main Board

Diagram illustrating the voltage levels for various components:


- ** [P.88] +3VS**
- ** [P.71] +1V8_AON**
- ** [P.88] +1.8VS**
- ** [P.88] +5VS**
- ** [P.88] +12VS**
- ** [P.88] +1.8VS**




**** HDMI Signal Output From APU [6]**




**** I2C Signal From EC and APU [28]**




** I2C Signal From EC and APU [28]




** From APU [6]




** From APU [6]




** From EC and APU [28]




** To APU HPD [6]




**** TVS**




** HDMI Receptacle



** HDMI Receptacle



**** HDMI EM**





Project Name

GA401

Rev

1.0

Title : **ANT**

Size

C


Dept.: **ASUSTeK COMPUTER**

Engineer: **EE**


Date: **Tuesday, February 11, 2020**

Sheet **49** of **104**







Pin function Supply voltage.: 1.62 V to 3.6 V



ADD0: Address select. Connect to GND, SDA, SCL, or V+		
DEVICE TWO-WIRE ADDRESS	ADD0 PIN CONNECTION	Output
1001000 90	Ground	CPU
1001001 91	V+	VRAM
1001010 92	SDA	GPU
1001011 93	SCL	



<Core Design>



<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

54



of

104



		Title : IO Con. to MB	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 55 of 104	

*** POWER


*** SINGAL



PCIE SSD LED




PWR BUTTON LED



CAPS LOCK LED
@20181015C



Matrix LED CONN.





** Add C5607 and Trace Connection@070919A

Matrix LED


Pin	Pin define
1	+5VCC
2	+5VCC
3	+3.3VCC
4	USB/D+
5	USB/D-
6	GND
7	GND
8	GND












MB_PWR BUTTON CON_10pin




NOTE:
1. PERKEY CHIP PWR ADD !!!!


<Variant Name>


		Title : NGFF SSD(MAXIM)	
ASUSTeK COMPUTER		Engineer: Wendell_Lo	
Size D	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 63 of 104	




<Core Design>

		Title :	
ASUSTeK COMPUTER		Engineer:	EE
Size	Project Name		Rev
A	GA401		1.0
Date: Tuesday, February 11, 2020		Sheet 66 of 104	

		Title : I/O board FUNC key	
ASUSTeK COMPUTER		Engineer: EE	
Size B	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 67 of 104	


		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 68 of 104	

		Title : OTH_EMI	
ASUSTeK COMPUTER		Engineer: EE	
Size B	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 69 of 104	

*** POWER



*** SINGAL



*** SINGAL





Table 4. N18P-G62/G61 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.2V	Micron	MT61K256M32JE-14A	A-dio	0x1	14 Gbps	Yes, TBD ²	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-dio	0x0	14 Gbps	Yes, TBD ²	Full	Production candidate

Notes:

1. For N18P-G62/G61, the maximum allowable memory case temperature is 95 °C.
2. Requires Production GDDR6 with a specific date code restriction. Exact date code

Integrated VREF reference



SODIMM CHB-DIMM0
TOP H4.0mm STD (J1601)






Table 4-24. DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Placed on VTT plane close to DIMM, 1 cap stuffed, 1 placeholder	2x 10 μ F (0603)	
		Placed on VTT plane close to DIMM	4x 1 μ F (0402)	
	VPP	DIMM Pin side, 1 per DIMM	2x 10 μ F (0603)	
		DIMM Pin side, 1 per DIMM	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	2x 0.1 μ F (0402)	
		Place close to DIMM	2x 2.2 μ F (0402)	

DDR4 - 2666MHz (8G)
1st : Hynix - 03A08-00051400
2nd : Samsung - 03A08-00051300
DDR4 - 2666MHz (16G)
1st : Hynix - 03A08-00061400
2nd : Samsung - 03A08-00061500

<Variant Name>

Title

<Title>

Size

A1

Document Number

G512LI

Rev

R1.0

Date:

Tuesday, February 11, 2020

Sheet

75

of

103

<Variant Name>

teknisi indonesia

Title

<Title>

Size

A1

Document Number

G512LI

Rev

R1.0

Date:

Tuesday, February 11, 2020




Sheet


76

of


103

Change to 39 OHM
@20181009P
Change to 0201
@20181015F






Add @20190528



VCC => +3V3 system power / LDC
VSTRM=>+3V3_EC / Power supply of EC power


+3V3V=>+3V3_EC
+3V3V_L=>+3V3_EC0906

Add FAN_V_Switch @20181218C



AMD SPI_CLK
M.B_SMB_CLK change to SMB3_CLK
@20190620A

C3015 Change to mount @20181219B

Confirm with RF
@20191015K

C3016 Change to mount @20181219B



**** Check EC Pin Define

** NOTE



1. BT_UART_WAKE_R Should connect to EC
2. WLAN_RST#_EC Should connect to EC

Change PWR_LED# to PWR_LED
CHG_LED# 0 to CHG_LED#
CHG_LED# W to CHG_FULL_LED#
@20181017E


Change netname and urmount
@20181017E

for load code
Del L8V_ON_EC NET 0910Add Pull-2
@20181023R

SPI_CLK 10k change to 10 OHM @20181029G



Short Land & 0 ohm



Follow FP6 CRB PN




Add GP61
@20190725CAdd U3002 (High speed switch)
@20190904AModified PN 06016-02220000 for cost-effective
@100819A

Table 1. TMUX1101 Truth table

SEL	SWITCH STATE
0	OFF (Hi-Z)
1	ON


Table 2. TMUX1102 Truth table

SEL	SWITCH STATE
0	ON
1	OFF (Hi-Z)




Add @20190702A (From GX502)

** Differ with CRB(Lat) @00238.13



** Remove R3056, R3057


C3019 Change to mount @20181219B




Keyboard Connector

** Mirror with Pin Define


12018-00620100




EMI Reserve
如要上件請確認容值 (選擇Pico等級)



D3110 ESD Diode
1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G
2nd Source: P/N:07024-00710000 NXP/PUSB2X4D




Add @20181219B (EMI request)



** ADD TP PIN DEFINE @070319A



Pin Assignment and Description			
Pin#	Signal	I/O	Description
1	VCC	VCC	VCC, 3.3V +/-5%. Power ripple: 100 mVpp max. Power sequence: See section 4.6.
2	WAKE	O	Just pin reserved in the connector for system wake-up
3	PS2_CLK (Just pin reserved)		Not connected (Just reserve pin in the connector)
4	PS2_DATA (Just pin reserved)		Not connected (Just reserve pin in the connector)
5	GND	GND	Ground
6	I ² C_SDA	I/O	I ² C data.
7	I ² C_SCL	I/O	I ² C clock
8	/INT	O	Indicates touchpad likes to send data to system (host)



12018-00215400






For EMI

20170411 ashton modify





<Variant Name>

ASUS		Title : KBC_KB & TP	
ASUSTek COMPUTER		Engineer: EE	
Size B	Project Name GA401	Date: Tuesday, February 11, 2020	Rev R1.0
Sheet 31	of 104		



IT8299E

LB BL (PER KEY)
** Follow G531GW PerKey







Change DSW to SUS
@20181009

Change DSW to SUS
@20181009

** Add PerKey Use@070219A

** Add PerKey Use@070419A



** Add PerKey Use@070219A



** Add PerKey Use@070219A WALLY
KB RGB Per Key LED


KB WHITE LED

** Add PerKey Use@070219A




*** POWER

*** SINGAL




*** POWER




*** SINGAL

*** PCH Control




*** EC Control




*** Jack Control




*** To EXT. Amp.




*** Headset Connection




** PWR DISTRIBUTION (ANALOG)




** PWR DISTRIBUTION (DIGITAL)




** Codec





** EXT. AMP Connection



** Tweeter AMP CONN.



<Core Design>






*** POWER




*** SINGAL



*** Note

1. Check with IP for Power Supply path?



** I2C Default Slave Address -> 0x20 (7 bits) / 0x40 (8 bits)

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x20	1	0	0	0	0	0	0	0
0x40	1	0	0	0	0	0	1	0
0x60	1	0	0	0	0	1	0	0
0x80	1	0	0	0	1	0	0	0
0xA0	1	0	0	1	0	0	0	0
0xC0	1	0	1	0	0	0	0	0
0xE0	1	0	1	0	1	0	0	0
0xF0	1	0	1	1	0	0	0	0

Table 7. Device Configuration using ADCIN1 and ADCIN2.

ADCIN1 decoded value	ADCIN2 decoded value	FC address index ⁽¹⁾	Device Configuration
7	5	01	Always Disabled
5	5	02	Always Disabled
2	5	03	Always Disabled
1	5	04	Always Disabled
4	5	05	Always Disabled
3	5	06	Always Disabled
2	7	01	SlaveRequest_12A[7]: The device only enables the pin path if the attached device is offering an I2C 12A. USB PD is disabled until configuration is loaded.
7	5	01	SlaveRequest_12A[7]: The device only enables the pin path if the attached device is offering an I2C 12A. USB PD is disabled until configuration is loaded.
6	5	02	SlaveRequest_12A[7]: The device only enables the pin path if the attached device is offering an I2C 12A. USB PD is disabled until configuration is loaded.
5	5	03	SlaveRequest_12A[7]: The device only enables the pin path if the attached device is offering an I2C 12A. USB PD is disabled until configuration is loaded.
4	5	04	SlaveRequest_12A[7]: The device only enables the pin path if the attached device is offering an I2C 12A. USB PD is disabled until configuration is loaded.
3	5	05	SlaveRequest_12A[7]: The device only enables the pin path if the attached device is offering an I2C 12A. USB PD is disabled until configuration is loaded.
2	5	06	SlaveRequest_12A[7]: The device only enables the pin path if the attached device is offering an I2C 12A. USB PD is disabled until configuration is loaded.
1	5	07	SlaveRequest_12A[7]: The device only enables the pin path if the attached device is offering an I2C 12A. USB PD is disabled until configuration is loaded.


Table 8. FC Default Slave Address for I2C_EC_SCUDA.

FC address index	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01	1	0	0	0	0	0	0	0
02	1	0	0	0	0	0	1	0
03	1	0	0	0	0	1	0	0
04	1	0	0	0	1	0	0	0


Table 9. Decoding of ADCIN1 and ADCIN2 pins.

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	0	0	0	0	0
1	1	0	0	0	0	0	1	0
2	1	0	0	0	0	1	0	0
3	1	0	0	0	1	0	0	0
4	1	0	0	1	0	0	0	0
5	1	0	1	0	0	0	0	0
6	1	0	1	0	1	0	0	0
7	1	0	1	1	0	0	0	0


Power Flow Chart




USB3 change to USB4 @20190628B




** EC & Slave Charger




I2C ROM ** Add I2C address (0xA0)!!!



		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GA401		Rev R1.2
Date: Tuesday, February 11, 2020		Sheet 82 of 104	

*** SINGAL



www.teknisi-indonesia.com

The diagram shows a 7-wire CAN bus system. A central ground line is connected to a ground symbol. Seven data lines (CAN1 through CAN7) are shown as horizontal lines. Each data line has a termination resistor (represented by a blue square with an 'X') at both ends. The resistors are connected to the data lines and the ground line. The labels 'CAN1' through 'CAN7' are on the right side of the diagram.



NOTE 8. PIN ASSIGNMENT (FRONT VIEW)



Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	V _{BUS}	CC1	D+	D-	SBU1	V _{BUS}	RX2-	RX2+	GND
	GND	RX1+	RX1-	V _{bus}	SBU2	D-	D+	CC2	V _{bus}	TX2-	TX2+	GND

Pin No.

FIELD POINTS MAY BE DISCOLORED.

NOTE 9. LASER WELD POINTS MAY BE DISAPPEAR

TYPE-C Connector



*** GPIO Setting and OD Pull High




Table 2. GPIO Configuration Control

CTL1 PIN	CTL0 PIN	FLIP PIN	TUSB1046-DCI CONFIGURATION	VESA DisplayPort ALT MODE DFP_D CONFIGURATION
L	L	L	Power Down	—
L	L	H	Power Down	—
L	H	L	One Port USB 3.1 - No Flip	—
L	H	H	One Port USB 3.1 – With Flip	—
H	L	L	4 Lane DP - No Flip	C and E
H	L	H	4 Lane DP – With Flip	C and E
H	H	L	One Port USB 3.1 + 2 Lane DP- No Flip	D and F
H	H	H	One Port USB 3.1 + 2 Lane DP– With Flip	D and F

ILMT for OCP Table


ILMT State	OCP
0	4A
Floating	6A
1	8A

PT830* 請放置 PU8301旁;並請放置Trace上!

P_OP75VSUS_LX_30


PT8301

TPC20T



ILMT for OCP Table	
State	OCP
0	4A
Floating	6A
1	8A


PT840* 請放置 PU8401旁;並請放置Trace 上!





ILMT for OCP




ILMT State	OCP
0	4A
Floating	6A
1	8A

PT850* 請放置 PU8501旁;並請放置Trace 上!








+1.2V / +VTT / +2.5V[For Memory]






** Remove or not ?? Check with PWR






Adaptor select
total power = 90% ADP




Adaptor select				
		A/720 Series		G Series
		10m	5m	
FRS8901				
FR8936				
1.6K 1000127270000000000	0.4V	30W	120W	
3.6K 1000127270000000000	0.8V	40W	150W	
5.6K 1000127270000000000	1.2V	45W	180W	
9.1 1K 1000127270000000000	1.6V	65W	230W	
1.50K 1000127270000000000	2.0V	75W	300W	
270K 1000127270000000000	2.4V	90W	330W	
5.60K 1000127270000000000	2.8V	120W	400W	

HW Throttle



```
AC limit = 100% ADP
Bat limit = byte 7 x 1.7
```



POP window




請放靠近PU9101




DVS Setting		
MEM_VDD_CTL	R	L
Voltage	1.25V	1.2V
P09404	10KOhm	
P09499	16.9KOhm	
P09423	140KOhm	


FBVDDQ PR4995 Setting			
GM401IV	1.20V	1580Ohm	106212150214030
GM401IU	1.25V	16.980Ohm	106212169214030
GM401II	1.25V	16.980Ohm	106212169214030
GM401IH	1.20V	16.980Ohm 14680Ohm	106212169164030 10102-00093000



T940* 請放置 PU9401旁;並請放置Trace 上!

		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GA401		Rev R1.2
Date: Tuesday, February 11, 2020		Sheet 95 of 104	


+12VS_FAN [For FAN]



<Variant Name>

Project Name		Rev
ASUS Project Name		R1.0
Title : PW_+12VS_FAN		
Size A4	Dept.: NB Power team	Engineer: Power RD
Date: Tuesday, February 11, 2020	Sheet 96	of 104

請和e確認e端是否有盡對應線路, pull high



N18E

150W+			115W ~ 130W			100W ~ 110W			75W ~ 90W			75W-					
UP9026PQKI (UPI)			NCP45491 (ON)			UP9026PQKI (UPI)			NCP45491 (ON)			UP9026PQKI (UPI)			NCP45491 (ON)		
PR9801	100k(100212100014010)					PR9817	215k (100212143014010)	115k (100212191014010)	PR9817	215k (10102-00571000)	287k (100212287014010)	PR9817	357k (100212357014010)	475k (100212475014010)			
PR9817	127k (100212127014010)	169k (100212169014010)	PR9822	100k(100212100014010)		PR9822			PR9822			PR9822					
PR9822	100k(100212100014010)					PR9814	215k (100212143014010)	115k (100212191014010)	PR9814	215k (10102-00571000)	287k (100212287014010)	PR9814	357k (100212357014010)	475k (100212475014010)			
PR9814	127k (100212127014010)	169k (100212169014010)	PR9805	75k(100212750214010)													
PR9805	75k(100212750214010)					PR9806	487k (100212487014010)	649k (100212649014010)	PR9806	487k (10102-00571000)	649k (100212649014010)	PR9806	487k (10102-00571000)	649k (100212649014010)			
PR9806	487k (100212487014010)	649k (100212649014010)	PR9807	75k(100212750214010)					PR9807	75k (10102-00571000)	75k (100212287014010)	PR9807	75k (10102-00571000)	75k (100212287014010)			
PR9807	75k(100212750214010)																
PR9808	487k (100212487014010)	649k (100212649014010)				PR9808	487k (100212487014010)	649k (100212649014010)	PR9808	487k (10102-00571000)	649k (100212649014010)	PR9808	487k (10102-00571000)	649k (100212649014010)			
PR9811	243k (100212324314010)	243k (100212243314010)				PR9811	243k (100212324314010)	243k (100212243314010)	PR9811	243k (10102-00571000)	243k (100212243314010)	PR9811	243k (10102-00571000)	243k (100212243314010)			
PR9812	10k(100212100214010)																
PR9834	90.9k(100212909214010)																


N18P

75W-		
	UP9026PQKI (UPI)	NCP45491 (ON)
PR9801	100k(100212100014010)	
PR9817	357k(100212357014010)	475k(100212475014010)
PR9822	100k(100212100014010)	
PR9814	357k(100212357014010)	475k(100212475014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	243k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

150w+		
	UP9026PQKI (UPI)	NCP45491 (ON)
PR9801	200k(100212200014010)	
PR9817	127k(100212127014010)	
PR9822	200k(100212200014010)	
PR9814	127k(100212127014010)	
PR9805	33k(100212330214010)	
PR9806	431k(10102-00581000)	
PR9807	33k(100212330214010)	
PR9808	431k(10102-00581000)	
PR9811	324k(100212324314010)	
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

115W ~ 130W		
	UP9026PQKI (UPI)	NCP45491 (ON)
PR9801	200k(100212200014010)	
PR9817	413k(100212143014010)	
PR9822	200k(100212200014010)	
PR9814	413k(100212143014010)	
PR9805	33k(100212330214010)	
PR9806	431k(10102-00581000)	
PR9807	33k(100212330214010)	
PR9808	431k(10102-00581000)	
PR9811	324k(100212324314010)	
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

75W ~ 90W		
	UP9026PQKI (UPI)	NCP45491 (ON)
PR9801	200k(100212200014010)	
PR9817	215k(10102-00571000)	
PR9822	200k(100212200014010)	
PR9814	215k(10102-00571000)	
PR9805	33k(100212330214010)	
PR9806	431k(10102-00581000)	
PR9807	33k(100212330214010)	
PR9808	431k(10102-00581000)	
PR9811	324k(100212324314010)	
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	




C:CPU
P:PCH
S:PLT
Power
Signal

(+RTCBAT)+3VA_RTC
(AC_BAT_SYS)+3VA/+5VA
(+3VA_RTC)RTCRST#(PCH)
(Power)AC_IN_OC#(EC)
(EC)PS_ON(+3VA_EC)
(PS_ON)+3VA_EC(EC)
(3VADSW_ON)+3VA_DSW(3VA_DSW_PWRGD)
(EC)DPWROK_EC(PCH)
(+3VA_DSW)PM_BATLOW#(PCH)
(PCH)PM_SLP_SUS#(EC)
(VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
(EC)PM_RSMRST#_PCH(PCH)
(PCH)SUSWARN#(EC)
(EC)ME_AC_PRESENT_PCH(PCH)
(EC)PCH_SUSACK#(PCH)
(PWR_Switch)PWR_SW#(EC)
(EC)PM_PWRBTN#(PCH)
(EC)SUSC_EC#(Power)
(SUSC_EC#)+12V/+5V/+3V
(EC)SUSB_EC#(Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(SUSB_EC#)+1.0V_VCCST,VCCPLL
(SUSB_EC#)+VCCIO,(+12VS)+VCCSTG
(1.2V_ON)+2.5V(2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO(VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA(IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU)DDR_VTT_CTRL(Power)
(Power)1.2V_PWRGD(AND)
(Power)IMVP8_PWRGD
(AND)ALL_SYSTEM_PWRGD(CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU(CPU)
(EC)PM_PWROK_PCH(PCH)
(PCH)CLK_PCH_BCLK(CPU)
(PCH)H_CPUPWRGD(CPU)

(CPU)P_SVID_DATA_X2(Power)
(EC)PM_SYSPWROK_PCH(PCH)
(PCH)PLT_RST#(CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE(IMVP8_PWRGD)
(CPU)H_THERMTRIP#(PCH)
(PCH)DDR4_DRAMRST#(Memory)


+VCCGT



CFL H Power Sequence
(AC mode)

DC-IN Mode

C:CPU (+RTCBAT)+3VA_RTC
P:PCH (AC_BAT_SYS)+3VA/+5VA
S:PLT (+3VA_RTC) RTCRST# (PCH)
Power (Power) AC_IN_OC# (EC)
Signal (EC) PS_ON (+3VA_EC)
(PS_ON)+3VA_EC (EC)
(3VADSW_ON)+3VA_DSW (3VA_DSW_PWRGD)
(EC) DPWROK_EC (PCH)
(+3VA_DSW) PM_BATLOW# (PCH)
(PCH) PM_SLP_SUS# (EC)
(VSUS_ON)+1.0VSUS_VCCPRIM (1.0VSUS_PWRGD)
(EC) PM_RSMRST#_PCH (PCH)
(PCH) SUSWARN# (EC)
(EC) ME_AC_PRESENT_PCH (PCH)
(EC) PCH_SUSACK# (PCH)
(PWR_Switch) PWR_SW# (EC)
(EC) PM_PWRBTN# (PCH)
(EC) SUSC_EC# (Power)
(SUSC_EC#)+12V/+5V/+3V
(EC) SUSB_EC# (Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(VSUS_ON)+1.0V_VCCST, VCCPLL (VCCST_PWRGD)
(+VCCIO)+VCCSTG
(1.2V_ON)+2.5V (2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU (1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO (VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA (IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU) DDR_VTT_CTRL (Power)
(Power) 1.2V_PWRGD (AND)
(Power) IMVP8_PWRGD
(AND) ALL_SYSTEM_PWRGD (CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD) VCCST_PWRGD_CPU (CPU)
(EC) PM_PWROK_PCH (PCH)
(PCH) CLK_PCH_BCLK (CPU)
(PCH) H_CPU_PWRGD (CPU)
(ALL_SYSTEM_PWRGD) P_IMVP8_EN_10 (Power)
(CPU) P_SVID_DATA_X2 (Power)
(EC) PM_SYSPWROK_PCH (PCH)
(PCH) PLT_RST# (CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE (IMVP8_PWRGD)
(CPU) H_THERMTRIP# (PCH)
(PCH) DDR4_DRAMRST# (Memory)
+VCCGT



CFL H Power Sequence
(DC mode)

GM531GX R1.0 SKU Table

Option	PCB	SKU	CPU	Power	DRAM	VRAM			
60MB0810-MB1030	R1.0	GM531GX SKU1	/17-7700HQ	/230W	VR0	VR0_Micron			
60MB0810-MB2000	R1.0	GM531GX SKU2	/25-7300HQ	/230W	VR0	VR0_Samsung			

9. Card Reader: A06435--02G630002400 (Page42)

10. USB Charger IC: (Page52) Silago S1G55584VTR -- 06016-00040000
MAXIM MAX14566AETA+ -- 06G016196011

11. USB3.0 Repeater IC: (Page67)
Parade : P88710B -- 06053-00Z00000
Maxim : MAX14972CTG+ -- 06053-00030000



Title: [ASUS R1.0 Rev 01.1](#)

Engineer: EE

Rev	Engineer	QA001	Rev
0	0	0	0

1. P.01-30 reference FA50500, P.11-104 reference GX502_(WV39_20180927C)
2. Ref. connection_WV79_20180928a)
20181004
P.03
P.07
P.30 Copy FX5050Y P.30
P.32 Modify Reset circuit
P.34 Modify LAN connector
P.35 Modify N-KEY I78291E to I78299E
P.36 修改
P.37 Modify Headphone_Mic_ESS
P.39 Remove Mute control
P.40 Modify circuit
P.41 Modify circuit 4 喇叭, 0 ohm免keep
P.43 Add Mic and HDR circuit
P.48 Keep SL4802
P.49 Modify circuit
P.50



		Title : ASUS MAXIM Z4	
Engineer :		EE	
Rev	Revision	GA401	Rev
01	Initial Release 4/2007	001	001

9. Card Reader: AD6435--02630002400 (Page42)


10. USB Charger IC: (Page52) Sillego SLG55584AVTR -- 06016-00040000
MAXIM MAX14566AESTA+ -- 060016196011

11. USB3.0 Repeater IC: (Page67)
Parade : P88710B -- 06053-00200000
Maxim : MAX14972CTG+ -- 06053-00030000

POWER GOOD DETECTOR


Delete P_APU_VDDSOC_PGA_10
@20190626ARemove AMD GPU PWRGD
@20181009K

Power Good




EMI1 SPRING (4.7H) 13060-00570000*1
EMI2 SPRING (2.6H) *3
13NB0I50M01011

U6906 U6910 change to 13040-00440000(SMT Gasket H=2.5mm)
@20190213A
Modify @20181122A(EMI req.)




EMI request @20181026A





將U6904, U6908(改裸銅), U6905(改裸銅) 移除
@20181122C


2017/04/05 EMI



2016/07/27 EMI



2016/11/09 EMI




<Core Design> 2017.05.02 EMI Reserve

DC-IN Connector


DC Jack使用請詢用River_Hsu

New 6 Phi 4 Pin DC_Jack




www.teknisi-indonesia.com


Battery Connector




Note:Battery Connector 正確性與BAT1_IN_OC#是否預留！

		Title : BT_Blueetooth	
ASUSTeK COMPUTER		Engineer: EE	
Size	Project Name		Rev
C	GA401		1.0
Date: Tuesday, February 11, 2020		Sheet 61 of 104	

<Variant Name>

		Title : I/O board Audio/USB	
ASUSTeK COMPUTER		Engineer:	Wendell_Lo
Size	Project Name		Rev
C	GA401		1.0
Date:	Tuesday, February 11, 2020	Sheet	62 of 104

*** POWER



***** SINGAL**


From/ To APU




From/ To GPU




From/ To EC




★★ DWR Good



GPU POWER SEQUENCE CONTROL




★★ I/O from IPC and APL



For EMI



*** SINGAL
From/ To APU



PCI EXPRESS_Graphi
REVERSED Type PCIE X16




Table 5.11 GB4D-128 Package: Power Rail Filtering (Continue)

Rail (GPU Ball)	Balls	Voltage	Filtering under GPU	Filtering Near GPU
PEX_HVDD	14	1.8V	14 x 0.47uF (0201W X65) 3 x 4.7uF (0603 X65) ----- <u>Alternate solution:</u> 7 x 1uF (0402 or 0201W, X65) ³ 3 x 4.7uF (0603 X65)	3 x 10uF (0805 X65) 2 x 22uF (0805 X65)
PEX_DVDD	6	1.0V	12 x 0.47uF (0201W X65) 3 x 4.7uF (0603 X65) ----- <u>Alternate solution:</u> 6 x 1uF (0402 or 0201W, X65) ³ 3 x 4.7uF (0603 X65)	3 x 10uF (0805 X65) 2 x 22uF (0805 X65)

*** POWER



*** SINGAL

MEMORY: GPU FB Partition A





Table 15. N17/GB4C-128 and N18/GB4D-128 FB BOM Differences



FB Pin	What to do for N18/GB4D-128	What to do for N17/GB4C-128
GPU_FB_VREF	Pull down to 49.9 ohm	Leave unconnected and floating
FB_CAL_TERM_GND	Pull down to 40.2 ohm	Pull down to 60.4 ohm

*** SINGAL




MEMORY: GPU FB Partition B




Main Board




*** 1V8 & 3V3 Power Control



[illegible]



Channel A



Channel B



FBVDDQ (GPU side) ¹	1.35V 1.5V	24 x 0.47uF (0201W X6S) 4 x 10uF (0603 X6S)	2 x 10uF (0603 X6S) ² 5 x 22uF (0603 X6S)
Alternate solution: 12 x 1uF (0402 or 0201W, X6S) ³ 4 x 10uF (0603 X6S)			

Table 8.12 DRAM-Side Decoupling

Decoupling Capacitors		Recommended Quantity and Placement (per DRAM device)	
Capacitance	Type, [Size] ^[NOTE 1]	Quantity	Placement
VDD/VDDQ Rail			
0.47 uF ^{NOTE 2}	X6S [0201W]	36	Under or very close to DRAM
10 uF	X6S [0603]	4	Around DRAM
10 uF	X6S [0603]	2	
22 uF	X6S [0603]	6	
VPP Rail			
0.47 uF ^{NOTE 3}	X6S [0201W]	4	Under or very close to DRAM
4.7 uF	X6S [0603]	1	

For power sequence measurement



GD86 VPP power +1.5V




*** POWER


+PEX_VDD

+PEX_VDD


*** SINGAL




DP (Type-C)



EDP (4Lane Panel)







HDMI & DP



IFPB_PLLVDD	1	1.8V	3 x 0.47uF (0201W X6S, one per ball)	1 x 4.7uF (0603 X6S)
IFPCD_PLLVDD	1			1 x 22uF (0805 X6S)
IFPE_PLLVDD	1		Alternate solution: 3 x 1uF (0402 or 0201W, X6S, one per ball)	1 x 30Ω bead (0603 max ESR 0.01 Ω)
IFP_I0VDD	6	1.0V	6 x 0.47uF (0201W X6S)	6 x 0.47uF (0201W X6S) 3 x 4.7uF (0603 X6S)
			Alternate solution: 6 x 1uF (0402 or 0201W, X6S)	Alternate solution: 3 x 1uF (0402 or 0201W, X6S) 3 x 4.7uF (0603, X6S)

+3VA_DSW / +5VSUS [System Power]



請 check 這份線路 +12VSUS total 並聯對地電阻不得小於10kOhm


Adaptor Mode (IMVP8)						
	S0	CS	S3	D03	S4	S5 with USB Charger*
PS_ON	1	-	1	-	1	1
3VADSW_ON	1	-	1	-	1	1
5VSUS_ON	1	-	1	-	1	1
5VSUS_ON	1	-	1	-	1	1
1.35V_ON	1	-	1	-	0	0
SUSC_ECP	1	-	1	-	0	0
SUSB_ECP	1	-	0	-	0	0

Battery Mode (IMVP8)						
	S0	CS	S3	D03	S4	S5 with USB Charger*
PS_ON	1	-	1	-	1	1
3VADSW_ON	1	-	1	-	0	0
5VSUS_ON	1	-	1	-	0	0
5VSUS_ON	1	-	1	-	1	1
1.35V_ON	1	-	1	-	1	0
SUSC_ECP	1	-	1	-	0	0
SUSB_ECP	1	-	1	-	0	0








Address	Sz7E	Sz7C	Sz7B	Sz7A	Sz7D	Sz7F	Sz7G	Sz7H
PBR001	1.0%	1.5%	2%	3.8%	3.9%	4.3%	5.1%	6%
PBR002	1.0%	1.5%	2%	3.8%	3.9%	4.3%	5.1%	6%


Register Address							
Address	bit5	bit4	bit3	bit2	bit1	bit0	bit0
R/W	W	W	W		R	R	R
Function	Temp. alert threshold setting			Frozen temp. data			bit 4 = 0 bit 3 = 0 bit 2 = 0 When ALERTW occurs




teknisi indonesia



+NVVDD [For DGPU]



Charger ISL9238 (NVDC)




Check operating current(light /havey load-->15mA)



For power state S5, wake-up EC by PD plug-in AC_IN_OC#

Type C 電壓直接拉住AC_IN_OC#來喚醒EC
(兩請EE確認EC認有pull-high)





ILMT State	ILMT for OCP
0	4A
Floating	6A
1	8A

T970* 請放置 PU9701旁;並請放置Trace 上!

Memory Density	Allowed Memory Configuration	FBDVDDQ	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2X8G506616	1.2V and 1.25V ⁶	Micro	H16H256A032JE-1CA	A-die	0x1	14 Gbps	Yes, TBD ⁴	Full	Production candidate
			Samsung	K4E03210QHP-14	C-die	0x0	14 Gbps	Yes, TBD ⁴	Full	Production candidate

Sisyphus phase (in)			RMSF Testing phase			RMSF Testing phase		
STRAT ₁	STRAT ₂	STRAT ₃	(see Mating Test, for memory configs corresponding to these numbers)	STRAT ₁	STRAT ₂	STRAT ₃	(see Mating Test, for memory configs corresponding to these numbers)	
L	L	L	0 (20:00:00)	N	N	L	1 (20:00:00)	
L	L	H	1 (20:00:00)	N	N	H	10 (20:00:00)	
L	L	M	2 (20:00:00)	N	N	M	11 (20:00:00)	
L	L	H	3 (20:00:00)	N	N	H	17 (20:00:00)	
L	L	M	4 (20:00:00)	N	N	M	18 (20:00:00)	
L	L	H	5 (20:00:00)	N	N	H	19 (20:00:00)	
L	L	M	6 (20:00:00)	N	N	M	20 (20:00:00)	
L	L	H	7 (20:00:00)	N	N	H	21 (20:00:00)	
L	L	M	8 (20:00:00)	N	N	M	22 (20:00:00)	
L	L	H	9 (20:00:00)	N	N	H	23 (20:00:00)	
L	L	M	10 (20:00:00)	N	N	M	24 (20:00:00)	
L	L	H	11 (20:00:00)	N	N	H	25 (20:00:00)	
L	L	M	12 (20:00:00)	N	N	M	26 (20:00:00)	
L	L	H	13 (20:00:00)	N	N	H	27 (20:00:00)	
L	L	M	14 (20:00:00)	N	N	M	28 (20:00:00)	
L	L	H	15 (20:00:00)	N	N	H	29 (20:00:00)	
L	L	M	16 (20:00:00)	N	N	M	30 (20:00:00)	
L	L	H	17 (20:00:00)	N	N	H	31 (20:00:00)	
L	L	M	18 (20:00:00)	N	N	M	32 (20:00:00)	
L	L	H	19 (20:00:00)	N	N	H	33 (20:00:00)	
L	L	M	20 (20:00:00)	N	N	M	34 (20:00:00)	
L	L	H	21 (20:00:00)	N	N	H	35 (20:00:00)	
L	L	M	22 (20:00:00)	N	N	M	36 (20:00:00)	
L	L	H	23 (20:00:00)	N	N	H	37 (20:00:00)	
L	L	M	24 (20:00:00)	N	N	M	38 (20:00:00)	
L	L	H	25 (20:00:00)	N	N	H	39 (20:00:00)	
L	L	M	26 (20:00:00)	N	N	M	40 (20:00:00)	
L	L	H	27 (20:00:00)	N	N	H	41 (20:00:00)	
L	L	M	28 (20:00:00)	N	N	M	42 (20:00:00)	
L	L	H	29 (20:00:00)	N	N	H	43 (20:00:00)	
L	L	M	30 (20:00:00)	N	N	M	44 (20:00:00)	
L	L	H	31 (20:00:00)	N	N	H	45 (20:00:00)	
L	L	M	32 (20:00:00)	N	N	M	46 (20:00:00)	
L	L	H	33 (20:00:00)	N	N	H	47 (20:00:00)	
L	L	M	34 (20:00:00)	N	N	M	48 (20:00:00)	
L	L	H	35 (20:00:00)	N	N	H	49 (20:00:00)	
L	L	M	36 (20:00:00)	N	N	M	50 (20:00:00)	
L	L	H	37 (20:00:00)	N	N	H	51 (20:00:00)	
L	L	M	38 (20:00:00)	N	N	M	52 (20:00:00)	
L	L	H	39 (20:00:00)	N	N	H	53 (20:00:00)	
L	L	M	40 (20:00:00)	N	N	M	54 (20:00:00)	
L	L	H	41 (20:00:00)	N	N	H	55 (20:00:00)	
L	L	M	42 (20:00:00)	N	N	M	56 (20:00:00)	
L	L	H	43 (20:00:00)	N	N	H	57 (20:00:00)	
L	L	M	44 (20:00:00)	N	N	M	58 (20:00:00)	
L	L	H	45 (20:00:00)	N	N	H	59 (20:00:00)	
L	L	M	46 (20:00:00)	N	N	M	60 (20:00:00)	
L	L	H	47 (20:00:00)	N	N	H	61 (20:00:00)	
L	L	M	48 (20:00:00)	N	N	M	62 (20:00:00)	
L	L	H	49 (20:00:00)	N	N	H	63 (20:00:00)	
L	L	M	50 (20:00:00)	N	N	M	64 (20:00:00)	
L	L	H	51 (20:00:00)	N	N	H	65 (20:00:00)	
L	L	M	52 (20:00:00)	N	N	M	66 (20:00:00)	
L	L	H	53 (20:00:00)	N	N	H	67 (20:00:00)	
L	L	M	54 (20:00:00)	N	N	M	68 (20:00:00)	
L	L	H	55 (20:00:00)	N	N	H	69 (20:00:00)	
L	L	M	56 (20:00:00)	N	N	M	70 (20:00:00)	
L	L	H	57 (20:00:00)	N	N	H	71 (20:00:00)	
L	L	M	58 (20:00:00)	N	N	M	72 (20:00:00)	
L	L	H	59 (20:00:00)	N	N	H	73 (20:00:00)	
L	L	M	60 (20:00:00)	N	N	M	74 (20:00:00)	
L	L	H	61 (20:00:00)	N	N	H	75 (20:00:00)	
L	L	M	62 (20:00:00)	N	N	M	76 (20:00:00)	
L	L	H	63 (20:00:00)	N	N	H	77 (20:00:00)	
L	L	M	64 (20:00:00)	N	N	M	78 (20:00:00)	
L	L	H	65 (20:00:00)	N	N	H	79 (20:00:00)	
L	L	M	66 (20:00:00)	N	N	M	80 (20:00:00)	
L	L	H	67 (20:00:00)	N	N	H	81 (20:00:00)	
L	L	M	68 (20:00:00)	N	N	M	82 (20:00:00)	
L	L	H	69 (20:00:00)	N	N	H	83 (20:00:00)	
L	L	M	70 (20:00:00)	N	N	M	84 (20:00:00)	
L	L	H	71 (20:00:00)	N	N	H	85 (20:00:00)	
L	L	M	72 (20:00:00)	N	N	M	86 (20:00:00)	
L	L	H	73 (20:00:00)	N	N	H	87 (20:00:00)	
L	L	M	74 (20:00:00)	N	N	M	88 (20:00:00)	
L	L	H	75 (20:00:00)	N	N	H	89 (20:00:00)	
L	L	M	76 (20:00:00)	N	N	M	90 (20:00:00)	
L	L	H	77 (20:00:00)	N	N	H	91 (20:00:00)	
L	L	M	78 (20:00:00)	N	N	M	92 (20:00:00)	
L	L	H	79 (20:00:00)	N	N	H	93 (20:00:00)	
L	L	M	80 (20:00:00)	N	N	M	94 (20:00:00)	
L	L	H	81 (20:00:00)	N	N	H	95 (20:00:00)	
L	L	M	82 (20:00:00)	N	N	M	96 (20:00:00)	
L	L	H	83 (20:00:00)	N	N	H	97 (20:00:00)	
L	L	M	84 (20:00:00)	N	N	M	98 (20:00:00)	
L	L	H	85 (20:00:00)	N	N	H	99 (20:00:00)	
L	L	M	86 (20:00:00)	N	N	M	100 (20:00:00)	
L	L	H	87 (20:00:00)	N	N	H	101 (20:00:00)	
L	L	M	88 (20:00:00)	N	N	M	102 (20:00:00)	
L	L	H	89 (20:00:00)	N	N	H	103 (20:00:00)	
L	L	M	90 (20:00:00)	N	N	M	104 (20:00:00)	
L	L	H	91 (20:00:00)	N	N	H	105 (20:00:00)	
L	L	M	92 (20:00:00)	N	N	M	106 (20:00:00)	
L	L	H	93 (20:00:00)	N	N	H	107 (20:00:00)	
L	L	M	94 (20:00:00)	N	N	M	108 (20:00:00)	
L	L	H	95 (20:00:00)	N	N	H	109 (20:00:00)	
L	L	M	96 (20:00:00)	N	N	M	110 (20:00:00)	
L	L	H	97 (20:00:00)	N	N	H	111 (20:00:00)	
L	L	M	98 (20:00:00)	N	N	M	112 (20:00:00)	
L	L	H	99 (20:00:00)	N	N	H	113 (20:00:00)	
L	L	M	100 (20:00:00)	N	N	M	114 (20:00:00)	
L	L	H	101 (20:00:00)	N	N	H	115 (20:00:00)	
L	L	M	102 (20:00:00)	N	N	M	116 (20:00:00)	
L	L	H	103 (20:00:00)	N	N	H	117 (20:00:00)	
L	L	M	104 (20:00:00)	N	N	M	118 (20:00:00)	
L	L	H	105 (20:00:00)	N	N	H	119 (20:00:00)	
L	L	M	106 (20:00:00)	N	N	M	120 (20:00:00)	
L	L	H	107 (20:00:00)	N	N	H	121 (20:00:00)	
L	L	M	108 (20:00:00)	N	N	M	122 (20:00:00)	
L	L	H	109 (20:00:00)	N	N	H	123 (20:00:00)	
L	L	M	110 (20:00:00)	N	N	M	124 (20:00:00)	
L	L	H	111 (20:00:00)	N	N	H	125 (20:00:00)	
L	L	M	112 (20:00:00)	N	N	M	126 (20:00:00)	
L	L	H	113 (20:00:00)	N	N	H	127 (20:00:00)	
L	L	M	114 (20:00:00)	N	N	M	128 (20:00:00)	
L	L	H	115 (20:00:00)	N	N	H	129 (20:00:00)	
L	L	M	116 (20:00:00)	N	N	M	130 (20:00:00)	
L	L	H	117 (20:00:00)	N	N	H	131 (20:00:00)	
L	L	M	118 (20:00:00)	N	N	M	132 (20:00:00)	
L	L	H	119 (20:00:00)	N	N	H	133 (20:00:00)	
L	L	M	120 (20:00:00)	N	N	M	134 (20:00:00)	
L	L	H	121 (20:00:00)	N	N	H	135 (20:00:00)	
L	L	M	122 (20:00:00)	N	N	M	136 (20:00:00)	
L	L	H	123 (20:00:00)	N	N	H	137 (20:00:00)	
L	L	M	124 (20:00:00)	N	N	M	138 (20:00:00)	
L	L	H	125 (20:00:00)	N	N	H	139 (20:00:00)	
L	L	M	126 (20:00:00)	N	N	M	140 (20:00:00)	
L	L	H	127 (20:00:00)	N	N	H	141 (20:00:00)	
L	L	M	128 (20:00:00)	N	N	M	142 (20:00:00)	
L	L	H	129 (20:00:00)	N	N	H	143 (20:00:00)	
L	L	M	130 (20:00:00)	N	N	M	144 (20:00:00)	
L	L	H	131 (20:00:00)	N	N	H	145 (20:00:00)	
L	L	M	132 (20:00:00)	N	N	M	146 (20:00:00)	
L	L	H	133 (20:00:00)	N	N	H	147 (20:00:00)	
L	L	M	134 (20:00:00)	N	N	M	148 (20:00:00)	
L	L	H	135 (20:00:00)	N	N	H	149 (20:00:00)	
L	L	M	136 (20:00:00)	N	N	M	150 (20:00:00)	
L	L	H	137 (20:00:00)	N	N	H	151 (20:00:00)	
L	L	M	138 (20:00:00)	N	N	M	152 (20:00:00)	
L	L	H	139 (20:00:00)	N	N	H	153 (20:00:00)	
L	L	M	140 (20:00:00)	N	N	M	154 (20:00:00)	
L	L	H	141 (20:00:00)	N	N	H	155 (20:00:00)	
L	L	M	142 (20:00:00)	N	N	M	156 (20:00:00)	
L	L	H	143 (20:00:00)	N	N	H	157 (20:00:00)	
L	L	M	144 (20:00:00)	N	N	M	158 (20:00:00)	
L	L	H	145 (20:00:00)	N	N	H	159 (20:00:00)	
L	L	M	146 (20:00:00)	N	N	M	160 (20:00:00)	
L	L	H	147 (20:00:00)	N	N	H	161 (20:00:00)	
L	L	M	148 (20:00:00)	N	N	M	162 (20:00:00)	
L	L	H	149 (20:00:00)	N	N	H	163 (20:00:00)	
L	L	M	150 (20:00:00)	N	N	M	164 (20:00:00)	
L	L	H	151 (20:00:00)	N	N	H	165 (20:00:00)	
L	L	M	152 (20:00:00)	N	N	M	166 (20:00:00)	
L	L	H	153 (20:00:00)	N	N	H	167 (20:00:00)	
L	L	M	154 (20:00:00)	N	N	M	168 (20:00:00)	
L	L	H	155 (20:00:00)	N	N	H	169 (20:00:00)	
L	L	M	156 (20:00:00)	N	N	M	170 (20:00:00)	
L	L	H	157 (20:00:00)	N	N	H	171 (20:00:00)	
L	L	M	158 (20:00:00)	N	N	M	172 (20:00:00)	
L	L	H	159 (20:00:00)	N	N	H	173 (20:00:00)	
L	L	M	160 (20:00:00)	N	N	M	174 (20:00:00)	
L	L	H	161 (20:00:00)	N	N	H	175 (20:00:00)	
L	L	M	162 (20:00:00)	N	N	M	176 (20:00:00)	
L	L	H	163 (20:00:00)	N	N	H	177 (20:00:00)	
L	L	M	164 (20:00:00)	N	N	M	178 (20:00:00)	
L	L	H	165 (20:00:00)	N	N	H	179 (20:00:00)	
L	L	M	166 (20:00:00)	N	N	M	180 (20:00:00)	
L	L	H	167 (20:00:00)	N	N	H	181 (20:00:00)	
L	L	M	168 (20:00:00)	N	N	M	182 (20:00:00)	
L	L	H	169 (20:00:00)	N	N	H	183 (20:00:00)	
L	L	M	170 (20:00:00)	N	N	M	184 (20:00:00)	
L	L	H	171 (20:00:00)	N	N	H	185 (20:00:00)	
L	L	M	172 (20:00:00)	N	N	M	186 (20:00:00)	
L	L	H	173 (20:00:00)	N	N	H	187 (20:00:00)	
L	L	M	174 (20:00:00)	N	N	M	188 (20:00:00)	
L	L	H	175 (20:00:00)	N	N	H	189 (20:00:00)	
L	L	M	176 (20:00:00)	N	N	M	190 (20:00:00)	
L	L	H	177 (20:00:00)	N	N	H	191 (20:00:00)	
L	L	M	178 (20:00:00)	N	N	M	192 (20:00:00)	
L	L	H	179 (20:00:00)	N	N	H	193 (20:00:00)	
L	L	M	180 (20:00:00)	N	N	M	194 (20:00:00)	
L	L	H	181 (20:00:00)	N	N	H	195 (20:00:00)	
L	L	M	182 (20:00:00)	N	N</			

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	NVDD_PWM_VID	0	PWM Output to control NVDD	No PU/PD
GPIO1	GGC_GCA_FB_EN	1	FB Enable for GC6.2.1	10 k Ω pull-down
GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO2	GGC_GPIO_EVENT	I/O	GPU wake signal for GC6.2.1	10 k Ω pull-up to V8V_AON, unless driven actively.
GPIO3	UNUSED	0		
GPIO4	GGC_V8V_MAIN_EN	1	GPU power sequencing for GC6.2.1	10 k Ω pull-up to V8V_AON
GPIO5	FRAME_LOCK*	0	Active low Frame Lock	10 k Ω pull-up to V8V_AON
GPIO6	NVDD_PSI*	0	Phase Shedding (see section 15.2.4)	10 k Ω pull-up to V8V_AON to enable multiple phases
GPIO7	LCD_BL_PWM	0	LCD Panel Backlight enable	100 k Ω pull-down
GPIO8	MEM_VDD_CTL	0	Memory voltage control	Pull-up/pull-down to set the FBVDD/Q_VDD on or voltage
GPIO9	THERM_ALERT*	I/O	Active Low Thermal Alert	Open Drain 10 k Ω pull-up to V8V_AON
GPIO10	MEM_VREF_CTL	0	Memory VREF Control	100 k Ω pull-down
GPIO11	LCD_VDD	0	Panel Power enable	100 k Ω pull-down
GPIO12	PWR_LEVEL	0	AC power source or power supply over/undervoltage	10k Pull Up
GPIO13	UNUSED			
GPIO14	HPD_IPFA*	I	Hot Plug Detect for IPFA	10k Pull Up to V8V_AON
GPIO15	HPD_IPFB*	I	Hot Plug	10k Pull Up to V8V_AON
GPIO16	UNUSED			
GPIO17	HPD_IPFD*	I	Hot Plug Detect for IPFD	10k Pull Up to V8V_AON
GPIO18	HPD_IPFE*	I	Hot Plug Detect for IPFE	10k Pull Up to V8V_AON
GPIO19	UNUSED	0		

		Project Name		T	
OS12LI				2	
Title :		GPU_CLOCKSTRAP/GPI2			
Item	Deptt.:	ASUSTek COMPUTER	Engineer:	Gaming RD	